LIST OF RI		ENCES CITED BY APP	LICANT	APPLICANT Shigenol	bu MAED	Δ et al	2	
					APPLICANT Shigenobu MAED		A, et al. 312	
EXAMINER						GROUP	177	
EXAMINER			l	J.S. PATENT DOCUMENTS			2CS1	
INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE IF APPROPRIATE	
	AA							
	AB		-					
	AC						-	
	AD							
	ΑE							
	AF				, i			
1	AG							
	АН							
	Al							
	AJ							
-	AK							
	AL							
-	АМ							
	AN							
			FOI	REIGN PATENT DOCUMENTS		<del></del>		
		DOCUMENT NUMBER	DATE	COUNTRY		TRANSLATION YES NO		
SwC	AO	5-218426	08/27/93	Japan (with English Abstract)			Х	
7	AP	62-193170	08/25/87	Japan (with English Abstract)			Х	
	AQ	2-280371	11/16/90	Japan (with English Abstract)			Х	
5626	AR	8-64824	03/08/96	Japan (with English Abstract)			Х	
	AS							
	AT							
	AU							
	ΑV							
		OTHER REF	ERENCES (	Including Author, Title, Date, Pertine	ent Pages, e	etc.)		
ζ <sub>1</sub> , )(	AW	S. MAEDA, et al., "Suppression of Delay Time Instability on Frequency Using Field Shield Isolation Technology For Deep Sub-Micron SOI Circuits", IEDM, 1996, pp. 129-132.						
(	AX	T. IWAMATSU, et al., "CAD-Compatible High-Speed CMOS/SIMOX Technology Using Field-Shield Isolation for 1M Gate Array", IEDM, 1993, pp. 475-478.						
5wc	AY	T. IWAMATSU, et al., "High-Speed 0.5 μ m SOI 1/8 Frequency Divider With Body-Fixed Structure For Wide Range of Applications", SSDM, 1995, pp. 575-577						
	AZ							
Examiner	PRANE			Date Considered 7/14/00				
*Examiner: Initi	al if re	eference is considered, w	nether or not	citation is in conformance with MPEP 6 with next communication to applicant.	09; Draw lin	e through o	citation if not in	